1

2

3 4

5

6

7

8

9

10

11

12

13 14

15

16

17 18

19 20

21 22

23

24

25

26

XIANGWEI LI and DOUGLAS L. MASKELL, Nanyang Technological University, Singapore

This article presents a comprehensive survey of time-multiplexed (TM) FPGA overlays from the research literature. These overlays are categorized based on their implementation into two groups: processor-based overlays, as their implementation follows that of conventional silicon-based microprocessors, and; CGRA-like overlays, with either an array of interconnected processor-based functional units or medium-grained arithmetic functional units. Time-multiplexing the overlay allows it to change its behavior with a cycle-by-cycle execution of the application kernel, thus allowing better sharing of the limited FPGA hardware resource. However, most TM overlays suffer from large resource overheads, due to either the underlying processor-like architecture (for processor-based overlays) or due to the routing array and instruction storage requirements (for CGRA-like overlays). Reducing the area overhead for CGRA-like overlays, specifically that required for the routing network, and better utilizing the hard macros in the target FPGA are active areas of research.

CCS Concepts: • General and reference \rightarrow Surveys and overviews; • Hardware \rightarrow Reconfigurable logic and FPGAs;

Additional Key Words and Phrases: Reconfigurable system, FPGA overlay, time-multiplexing

ACM Reference format:

Xiangwei Li and Douglas L. Maskell. 2019. Time-Multiplexed FPGA Overlay Architectures: A Survey. *ACM Trans. Des. Autom. Electron. Syst.* 24, 5, Article 54 (July 2019), 19 pages. https://doi.org/10.1145/3339861

1 INTRODUCTION

Modern FPGAs have seen a rapid growth in logic density along with the integration of CPU, GPU, and other hard silicon modules. To achieve the best accelerator performance, these FPGAs are often custom designed, using conventional RTL hardware design techniques, and as such, have only found mainstream applicability in specific applications such as digital signal processing and communications. This is because design productivity issues, particularly the difficulty of hardware design and the long compilation times, are major stumbling blocks to the widespread adoption of FPGA-based accelerators in general purpose computing [11, 33].

Traditionally, text-based hardware description languages (HDL) are used to define the behavior of the FPGA. However, getting the best performance from the HDL implementation still needs a good understanding of the target technology's capabilities and of basic hardware concepts such as pipelining and synchronization. Additionally, because of the fine granularity of the FPGA resource, design compilation time is significant. It takes hours or even days to compile a very large design

© 2019 Association for Computing Machinery.

 $1084\text{-}4309/2019/07\text{-}ART54 \ \15.00

https://doi.org/10.1145/3339861



This work is supported by the Ministry of Education (MoE), Singapore under RG132/16 and MOE2017-T2-1-002. Authors' addresses: X. Li and D. L. Maskell, Nanyang Technological University, 50 Nanyang Avenue, 639798, Singapore; emails: xli045@e.ntu.edu.sg, asdouglas@ntu.edu.sg.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from permissions@acm.org.

due to the fine-grained placement and routing used in the FPGA implementation. Even for the case
where just a few lines of HDL code change, the traditional FPGA CAD tools have to go through the
whole process (including synthesis, mapping, placement, and routing) to generate a new bitstream
to program the device. This design process greatly slows down the development progress of FPGA
designs and, to some extent, hinders the widespread adoption of FPGAs.

39 High-level synthesis (HLS) has been widely adopted by EDA vendors to address some of the 40 design productivity issues and provides a higher level of abstraction for the hardware, hiding much of the low-level detail. Typical HLS tools such as Xilinx Vivado HLS [21], Altera SDK for 41 OpenCL [17], and LegUp [9] from the University of Toronto have been developed to interpret a 42 43 high-level language description of a user application and convert it into low-level RTL. Using HLS 44 tools, there is less of a requirement for hardware specialization as custom digital logic circuits can 45 be generated automatically with high performance. However, while HLS techniques alleviate the 46 design productivity problem to some extent, the back-end flow still requires very long compilation 47 times, particularly for large designs, contributing to long design cycles and the lack of mainstream 48 adoption of FPGAs by software designers who are used to rapid design iterations.

Because of these long design cycles, researchers have investigated other techniques for improving design productivity. One of these techniques is to use a virtual hardware representation which overlays the original FPGA fabric, referred to as an overlay architecture (or overlay).

52 This article is organised as follows: Section 2 gives a broad overview of FPGA overlays along with their advantages and disadvantages and classifies them, based on the run-time configurability, 53 54 as either spatially configured or time multiplexed (TM). Section 3 looks at the most successful 55 group of TM FPGA overlays, that is, processor-based overlays. Processor-based overlays range 56 in complexity from simple single core (soft) processors to fully functional SIMD, VLIW or vector 57 processors. Section 4 examines CGRA-like TM overlays which consist of an array of interconnected 58 processing units. These processing units can range from complete processors down to medium-59 grained arithmetic units. Section 5 summarizes the various time multiplexed overlays and presents 60 the conclusions.

61 2 OVERLAY ARCHITECTURES

62 An overlay is a virtual configurable architecture, implemented over the physical fine-grained FPGA 63 fabric, thus enabling programmability at a higher level of abstraction [45]. Overlay architectures promise to tackle the "programmability wall" of FPGAs by avoiding the tedious fine-grained place-64 65 ment and routing process. Programming an overlay is similar to configuring an FPGA, except that configuration is also performed at a higher level, typically at the word and functional block level, 66 67 rather than at the bit level. As such, the mapping tools for overlays can quickly generate an ap-68 plication bitstream in just a few seconds and configure the overlay in just a few microseconds, 69 significantly faster than for FPGA. Figure 1 shows a typical automatic mapping tool flow targeting 70 an overlay. The overlay is first designed using the FPGA vendors design tools, and a bitstream for 71 configuring the FPGA is generated, as shown in the RHS dashed box of Figure 1. The remainder 72 of the tool chain generates an overlay configuration based on a user application. As the overlay is 73 located at a layer between the user application and the underlying physical FPGAs, it is not neces-74 sary to regenerate the FPGA bitstream for different target applications. If an application changes, 75 all that a designer needs to do is to regenerate the new configuration for the overlay using the 76 mapping tool flow (shown on the LHS of Figure 1) and reprogram the overlay. This flow (which 77 is more like a software programming flow) achieves thousands of times reduction in the design 78 cycle time compared to a traditional FPGA CAD flow [16].

While overlays allow high-level programmability with a significantly reduced compilation time, these advantages are not available for free. They generally come at the cost of a lower performance

ACM Transactions on Design Automation of Electronic Systems, Vol. 24, No. 5, Article 54. Pub. date: July 2019.



Fig. 1. A typical overlay tool flow.

with significantly more FPGA resource used than for an equivalent design mapped directly to81FPGA. Even flexibility can be sacrificed as many overlays are specific to a set of applications [44,8268]. As such, a significant research effort has been applied to reducing the overlay area overhead83and improving the throughput.84

Overlays can be broadly classified based on the run-time configurability of their FUs. If an FU85has a single fixed functionality at run-time, the overlay is referred to as spatially configured (SC),86while if the FU changes its operation on a cycle-by-cycle basis, the overlay is referred to as time-87multiplexed (TM). Table 1 lists some overlays categorized in terms of FU and interconnect config-88wration.89

From Table 1, it can be seen that overlays with SC FUs and SC interconnect networks [6, 10, 90 11, 15, 25, 30, 33, 36, 75] comprise a significant group. In an SC overlay, a single operation node is 91 mapped to an individual FU and data is shifted between FUs over a programmable, but temporally 92 dedicated, point-to-point link. That is, the FU and interconnect configuration are fixed while the 93

Voor	Overlay	F	U	In	terconn	lect
Iear	Name	SC	ТМ	SC	TM	NoC
2005	SPREE [80]		\checkmark			
2006	QUKU [75]	\checkmark		\checkmark		
2010	IF [15]	\checkmark		\checkmark		
2011	VDR [10]	\checkmark		\checkmark		
2011	Heracles [43]		\checkmark			\checkmark
2012	ZUMA [7]	\checkmark		\checkmark		
2012	Octavo [53]		\checkmark			
2012	reMORPH [65]		\checkmark		\checkmark	
2013	VCGRA [30]	\checkmark		\checkmark		
2013	CARBON [8]		\checkmark		\checkmark	
2013	MXP [74]		\checkmark			
2013	SCGRA [60]		\checkmark		\checkmark	
2013	TILT [64]		\checkmark		\checkmark	
2015	DSP-based [33]	\checkmark		\checkmark		
2016	Linear TM [57]		\checkmark		\checkmark	
2016	DeCO [35]	\checkmark		\checkmark		
2016	GRVI Phalanx [26]		\checkmark			\checkmark

Table 1. Selected Overlay Architectures

84 kernel executes. The benefit of an SC overlay is that kernel execution achieves an initiation interval

95 (II) [54] of one, with throughput just determined by the operating frequency of the overlay.

However, the area overheads of SC overlays, in particular their large interconnect resource re-96 97 quirements, have limited the practical use of these overlays in FPGA-based systems to very small 98 compute kernels [6]. This means that as a large application executes a number of different kernels 99 would need to be mapped to the overlay to achieve the best application acceleration. Thus, the 100 overlay context switch time (the time required to switch between executing kernels) is also an im-101 portant consideration in the efficient operation of an overlay [16, 37]. Some of the current overlays 102 utilize partial reconfiguration to reduce the overlay area, in particular the interconnect resources, 103 by trading off runtime connection flexibility [65]. However, while faster than a complete FPGA re-104 configuration, partial reconfiguration still results in a significant context switch overhead, which 105 will impact an application's runtime if multiple kernels are used.

106 As there is always a tradeoff between area and speed in hardware design, a number of research 107 groups have shifted their attention to overlays which share the functional units among kernel 108 operations in an attempt to reduce overlay resource requirements. Sharing or time-multiplexing the FU can significantly reduce the FU and interconnect resource requirements but at the cost 109 110 of a higher II and hence a reduced throughput. TM overlays can be generally divided into two categories: processor-based overlays, and coarse-grained reconfigurable architecture (CGRA) like 111 112 overlays. Although the development of TM overlays is still at the primary stage, some of the ex-113 isting works have shown great potential in tuning the compute density (throughput per area) and 114 achieving rapid hardware context switching compared to the SC alternatives. In the next section, 115 we review the current state-of-the-art relating to TM overlays.

116 3 PROCESSOR BASED OVERLAYS

117 Most successful TM FPGA overlays are based on processor implementations. These implementa-

118 tions range from single-issue processors, through multithreaded processors, to parallel processors

ACM Transactions on Design Automation of Electronic Systems, Vol. 24, No. 5, Article 54. Pub. date: July 2019.

Year	Name	Device	Fmax	Area
2005	CUSTARD [18]	Virtex-2	30MHz	2400 Slices
2005	UT Nios [66]	Stratix	77MHz	3000 LEs
2005	SPREE [80]	Stratix II	82MHz	1200 LEs
2007	Leon3 [24]	Virtex-2	125MHz	3500 LUTs
2010	MB-LITE [47]	Virtex-5	65MHz	1450 LUTs
2010	Leon4 [1]	RT4G150	150MHz	4000 LUTs
2012	iDEA [13]	Virtex-6	453MHz	335 LUTs
2012	Octavo [53]	Stratix IV	550MHz	900 ALUTs
2016	GRVI [26]	UltraScale	375MHz	320 LUTs

Table 2. Soft Processors (32-bit)

and processor arrays. Overlays based on a processor implementation have the advantage of a well-119known, well-designed instruction set architecture (ISA) which makes them easy to use, however,120they tend to utilize a large amount of FPGA resource with a significant power consumption.121

3.1 Soft Processors

122

A soft processor generally refers to a processor architecture which can be implemented on FPGA, 123 which then allows the ISA to be customized to suit a specific application. FPGA vendors provide 124 commercial soft processors such as Xilinx MicroBlaze [79] and Altera Nios II [3], implementing 125 a conventional MIPS-like architecture for software portability. These industrial soft processors 126 allow non-hardware experts to better target FPGAs with dedicated tools such as Xilinx EDK and 127 Altera Eclipse. However, these implementations are not portable between different FPGA vendor 128 devices and their RTL source code is not freely available. To overcome this, open source clones of 129 these commercial soft processors have been developed, such as the performance centric UT Nios 130 from the University of Toronto [66] and the area-efficient MB-LITE [47]. While these implementa-131 tions are open source and can be customized to a specific application, their ISAs are not. To address 132 this issue, a number of open source soft processors with free ISAs, such as OpenSPARC [78], 133 OpenRISC [55], Plasma [69], RISC-V [77], Leon3 [24], and Leon4 [1], were developed by industrial 134 or independent groups. A recent survey of open source soft processors [38] showed that apart from 135 Leon3, most had a larger area overhead and provided less performance compared to MicroBlaze 136 and Nios II. Table 2 lists the latest versions of some typical soft processors in the last decade. 137

3.1.1 Single-Issue Processors. Many of the earlier soft-core processors were single-issue pro138 cessors because of their simplicity and area efficiency. These processors were to some extent con139 strained by the limited resources available in earlier generations of FPGA devices. MicroBlaze [79],
140 Nios II [3], OpenRISC [55], and Plasma [69] are all examples of single-issue processors. Single-issue
141 processors also tend to have fewer pipeline stages than multi-issue (superscalar) processors [50].
142 Some other single-issue processors include:

SPREE. The Soft Processor Rapid Exploration Environment (SPREE) was developed to automati-144 cally generate synthesizable HDL implementations of soft processor architectures from textual de-145 scriptions of the ISA and datapath [80], facilitating the microarchitectural exploration of soft pro-146 cessors. The SPREE processor with a 3-stage pipeline demonstrates 9% less area and 11% speedup 147 in wall-clock-time compared to the Nios II family of commercial soft processors. By customizing 148 the microarchitecture to specific software applications, the tuned version of SPREE provides an 149 average improvement of 11.4% over the fastest-on-average general purpose processor in terms of 150 compute efficiency [81]. The complexity of SPREE can be reduced by using functional component 151

ACM Transactions on Design Automation of Electronic Systems, Vol. 24, No. 5, Article 54. Pub. date: July 2019.

abstractions, however, some practical issues such as combinational loops, false paths, and multicycle paths, which affect the functionality and performance of the soft processor, may arise due to
the careless use of these components.

155 iDEA. iDEA [12, 13] is a lightweight soft processor based on the Xilinx DSP48E1 primitive and 156 was developed to address the resource consumption issue while better targeting the underlying 157 FPGA architecture. The 9-stage pipelined design with no data forwarding outperforms MicroBlaze 158 in both resource consumption (a 59% reduction in LUTs with an 18% increase in FFs) and speed 159 (a 92% increase in f_{max}). To reduce the execution time caused by NOP insertion due to data hazards, data-forwarding approaches applicable to the DSP48E1 primitive, such as internal loopback 160 161 and external forwarding, were explored, resulting in an improvement of up to 25% for a set of 162 benchmarks [32].

While iDEA was designed as a soft processor to handle integer operations, it cannot fully support 32-bit multiplication because of the limited width of the multiplier inputs in the DSP48E1 (25×18 bits). Only a single DSP block is used to implement the soft processor, however, as there are hundreds of DSP blocks available in the modern FPGAs, making better use of these resources within a multi-processor system would significantly improve the performance for large compute kernels.

169 3.1.2 Multi-Issue Processors. While most of the early generation of soft processors were singleissue cores, multi-issue or superscalar single processor implementations have also been developed. 170 171 One of the best examples is the LEON3 processor [1] based on the 32-bit SPARC V8 processor ar-172 chitecture which was developed for space applications and is available as a soft core for FPGAs. 173 Another example is the Intel Nehalem soft processor core [70] which was developed for emula-174 tion purposes and uses five FPGAs while running at a frequency of just 520 kHz. Unfortunately, 175 a superscalar architecture requires significant hardware complexity to dynamically extract the 176 instruction parallelism which when implemented in FPGA results in very high hardware costs.

177 3.1.3 Multithreaded Processors. While single-issue processors are expected to run at a higher 178 frequency with a pipelined architecture, their area-efficiency and instruction-per-cycle (IPC) count 179 can be improved significantly with minimal extra complexity to support multithreading [49]. 180 UTMT II [23] and MT-MB [63] are two typical soft processors which support multithreading on 181 the Altera Nios II/e and Xilinx MicroBlaze core, respectively. UTMT II achieved a 25% LE area 182 reduction compared with Nios II/e, while MT-MB achieved a peak performance of 5× over that of 183 MicroBlaze. Apart from the extension of commercial cores, there are a number of independent re-184 search efforts towards providing multithreading support on soft processors, such as CUSTARD [18] 185 and Octavo [53].

186 CUSTARD. The Customizable Multithreaded Processor (CUSTARD) was one of the first cus-187 tomizable multithreaded soft processors, supporting a parameterizable number of threads, thread-188 ing type, datapath bitwidths and custom instructions [18, 19]. CUSTARD is a RISC processor which 189 has a fully bypassed architecture with a 4-stage pipeline. When implemented on a XC2V2000 FPGA 190 and compared with MicroBlaze using five typical benchmarks, the CUSTARD processor achieved 191 an average speedup of 2.41× across all benchmarks with custom instructions. However, CUSTARD, 192 and its extended version, only achieved a clock frequency of 30MHz to 50MHz, which is far less 193 than the 100MHz achieved by the MicroBlaze soft processor. Additionally, the custom instruction 194 speedup came at a penalty of two times the area consumption and less I/O support compared to 195 MicroBlaze.

196 *Octavo.* The Octavo soft processor [53] is a multithreaded 10-stage pipelined architecture 197 designed to operate at the theoretical maximum BRAM frequency (550MHz) on a Stratix 198 IV device. A method of self-loop characterization was adopted to collapse the conventional

ACM Transactions on Design Automation of Electronic Systems, Vol. 24, No. 5, Article 54. Pub. date: July 2019.

register/cache/memory hierarchy into one unified entity, which is beneficial to absorb the propa-199 gation delays and simplify the ISA. To support fast multiplication, a fast multiplier which consists 200 of two half-pumped DSP blocks was designed to overcome the hardware timing restriction of 201 480MHz. 202

In summary, although single-core soft processors allow the benefits of software programmability and hardware re-usage, their performance is still significantly less than that of either hard processors or dedicated hardware accelerators, and cannot meet the requirements of very-high-205 speed applications. In order to improve the throughput, there is an increasing amount of research 206 work exploring multi-core systems of soft processors with efficient routing technologies. 207

Parallel Processors 3.2

The sequential processing of single-issue soft processors has limited their use to specific lower 209 performance applications. When large-scale applications are considered, parallel computing, using 210 single instruction, multiple data (SIMD) execution or other parallel processing techniques, may be 211 required. 212

3.2.1 Multithreaded Parallel Processors. The Octavo soft processor [53] was further extended 213 to support SIMD by duplicating the datapath with a shared instruction stream [52]. SIMD-Octavo 214 was compared with VectorBlox MXP [74] (discussed in Section 3.2.3) and operates at about double 215 the clock frequency of MXP and generally achieves better performance (for an equal number of 216 lanes) in terms of execution time, area, and area-delay product. The execution time of multi-lane 217 SIMD-Octavo is better than hand-crafted Verilog HDL, but requires one to two orders of magnitude 218 more hardware resource. 219

3.2.2 VLIW Processors. Very long instruction word (VLIW) processors have been proposed to 220 exploit instruction level parallelism (ILP) by executing different operations on multiple FUs simul-221 taneously [40]. 222

TILT. The 32-bit floating point TILT overlay [67, 68], was proposed as an FPGA-based VLIW 223 processor comprised of multiple floating point FUs with configurable pipeline depths. To enhance 224 the throughput, multiple TILT cores can be instantiated, working in parallel with a single shared 225 instruction memory. This architecture is referred to as TILT-SIMD. TILT has a separate 256-bit 226 memory fetcher unit which allows for data transfer between up to 8 TILT cores and the off-chip 227 DDR memory. The TILT overlay was evaluated for a set of five application benchmarks against 228 Altera OpenCL HLS implementations. The TILT overlay was able to achieve an operating 229 frequency over 200MHz, which is close to that of the HLS implementations, with an area overhead 230 of less than $2 \times$ for the same throughput. 231

Currently, the TILT-System is not customized to a general class of kernel applications, and as 232 such, a kernel update for a different application requires instruction rescheduling, with an associ-233 ated FPGA reconfiguration, resulting in a context switch time of 38 seconds on average. Another 234 drawback of the TILT overlay is that, even though TILT is more flexible than OpenCL HLS for 235 implementing very small designs, it has less compute density compared to the OpenCL imple-236 mentation. This problem can be solved by customizing the number of FUs and their functionality 237 for specific applications. 238

3.2.3 Vector Processors. While it remains a problem for soft processors to scale their perfor-239 mance, soft vector processors (SVPs) are able to exploit data-level parallelism. They are able to 240 explore the tradeoff between performance and area, with a hybrid approach which shares the ben-241 efits of traditional vector processing and modern SIMD mode. Most of the proposed SVPs have a 242 similar architecture, with a scalar soft processor acing as the controller for multiple vector lanes 243

ACM Transactions on Design Automation of Electronic Systems, Vol. 24, No. 5, Article 54. Pub. date: July 2019.

Q1

203 204

208

executing custom instructions on a local memory [51]. SVPs can achieve a significant speedup over
soft processors by effectively unrolling loops into vector operations. However, there are a number
of obstacles limiting the widespread adoption of SVPs. These include, difficulty in programming
vector architectures [39], lack of a high-performance interface to external logic and limited support
for data-dependent behaviors [71].

A number of SVP designs, including VESPA [82], VIPERS [85], VEGAS [14], VENICE [73], and MXP [74], have been proposed. VESPA and VIPERS were developed in parallel as the first generation of FPGA-centric SVPs, with VEGAS, which better utilizes the on-chip FPGA memory, being the second generation. VENICE is the latest version, targeting high frequency and low area, and led to the first commercial SVP, referred to as VectorBlox MXP.

254 VESPA. VESPA was proposed as a MIPS-based processor with a VIRAM [46]-compatible vec-255 tor coprocessor, which results in a system combining the advantages of portability, scalability, 256 and flexibility [82]. VESPA is portable across FPGA platforms, though the original design targeted 257 Stratix III. The VESPA prototype achieved an average speedup from 1.8× (2-lane) to 6.3× (16-lane) 258 over the scalar processor on EEMBC benchmarks. The flexibility of VESPA makes it possible to 259 trade off area savings (up to 70%) by adjusting the vector lane length and width. To better target 260 the FPGA, an improved VESPA with support for vector chaining and heterogeneous lanes [83] was 261 implemented on a Stratix III FPGA. The modified VESPA achieved up to 34% better compute effi-262 ciency relative to VESPA in terms of performance-per-area for the full set of EEMBC benchmarks.

263 VIPERS. Similar to VESPA, VIPERS consists of a single-threaded (Nios II-compatible) scalar core 264 referred to as UTIIe, a memory interface unit, and a vector processing unit [85]. Three typical 265 data-intensive applications were used as benchmarks for VIPERS and the Altera Nios II/s proces-266 sor using "push-button" C2H accelerators. Compared to Nios II, VIPERS demonstrated a scalable 267 speedup ranging from 3× to 29×, at the cost of a reasonable (6× to 30×) area penalty. An improved 268 version of VIPERS [84] offers double the vector registers and several new instructions (compared 269 to VESPA), and is less strict about VIRAM compliance. Based on the same benchmarks as in [85], 270 VIPERS with 16 lanes can achieve up to 25× better performance with a modest 14× area increase 271 compared to the Nios II processor. It is possible to achieve a further 30% area savings by customiz-272 ing VIPERS to the benchmarks, equal to 6× the logic area of the Nios II/s processor implementation.

Although both VESPA and VIPERS provide a wide range of granularity from 8-bit to 32-bit, the vector engine must be built to fit the largest width if mixed-width data processing is required. As a result, byte-sized data needs to be zero-extended or sign-extended to the full width, which unnecessarily adds overhead to the instruction memory and register files. Additionally, as the vector register file is connected to an on-chip memory (VIPERS) or on-chip data cache (VESPA), the memory/cache width must be large enough to support the traditional vector load/store operations. However, the amount of on-chip memory is limited by the capacity of a particular FPGA.

280 VEGAS. Though VESPA and VIPERS demonstrated the scalability and feasibility of SVPs, they were not specifically targeted to the underlying FPGA architecture. As such, a new SVP architec-281 282 ture, VEGAS, was presented as a vector core with a Nios II/f processor [14]. The most significant 283 differences between VEGAS and the previous SVPs, is the use of a cacheless scratchpad memory 284 and a fracturable ALU which can support byte, halfword or word operations efficiently, according 285 to the data width. Instead of conventional vector load/store instructions, VEGAS adopted direct 286 memory access (DMA) read/write commands to achieve better storage efficiency and less mem-287 ory latency. VEGAS can achieve up to 2.8× better performance than VESPA and 3.1× better than 288 VIPERS in terms of throughput-per-area, and outperforms a 2.66-GHz Intel X5355 processor on 289 the integer matrix multiply benchmark.

Despite the high performance VEGAS achieves, there are some drawbacks to the design which result in an area/performance overhead. First, it is cumbersome to track and spill values from the

ACM Transactions on Design Automation of Electronic Systems, Vol. 24, No. 5, Article 54. Pub. date: July 2019.

8-entry vector address register file (VARF), which also consumes additional ALMs and FFs. Second, 292
while the alignment network grows super-linearly with the number of vector lanes, only one single alignment network is implemented on VEGAS, which may introduce a performance penalty if the operands are unaligned.
293

VENICE. Based on the architecture of VEGAS, VENICE was proposed to maximize the through-296 put of SVPs with a small number of vector lanes [73]. While VEGAS achieved its best perfor-297 mance/area at 4-8 lanes, VENICE was tailored to 1-4 lanes without sacrificing performance. Re-298 moval of the vector address register file, adding a new conditional implementation, and stream-299 lining the instructions, are the three major differences which reduce the area requirement and the 300 complexity of programming, compared to VEGAS. 2D/3D vector instructions and operations on 301 unaligned vectors were adopted to further improve the performance. VENICE can achieve over 2× 302 better throughput-per-area than VEGAS, and a speedup of 5.2× higher than the fastest Nios II/f 303 soft processor. 304

VENICE is much more area-efficient and easier to program compared with previous SVPs and 305 further improves on the VEGAS ALU utilization. Since VENICE is designed as a small and fast 306 SVP, the problem of efficiently integrating multiple VENICE components with high performance 307 and interconnect simplicity remains a future problem. 308

MXP. The VectorBlox MXP was developed as a commercial IP core which can interface to the 309 Avalon and AXI on-chip bus protocols available in Altera or Xilinx FPGAs, respectively [74]. It 310 is similar in design to VENICE, but with added features such as fixed-point arithmetic, 2D-DMA 311 support, and a C++ object based application programming interface (API) for higher level program-312 ming. MXP can operate at over 200 MHz on a Stratix IV device with less than 16 vector lanes. A 313 64-lane configuration demonstrated a speedup of up to 918× that of a Nios II/f processor on matrix 314 multiplication. Custom vector instructions (CVIs) were introduced for the latest SVPs to integrate 315 streaming pipelines into the datapath with a minimum area overhead [72]. CVI-optimized SVPs 316 achieved a 7200× speedup and over 100× improvement in terms of performance-per-ALM, com-317 pared to Nios II/f. 318

In general, SVPs achieve significant performance gains for data parallel applications. However, 319 the scalability of SVPs is limited by the number of vector lanes, which is determined by the hardware resources on the FPGA. While increasing the number of vector lanes significantly increases 321 the throughput, it also leads to clock frequency degradation. Additionally, compiler support for these processors is still at the primary stage as the repository of common operations and data 323 types needs to be further improved. 324

3.2.4 Soft GPUs. Graphics processing units (GPUs) have a many-core architecture with con-
siderable parallel processing capabilities. In general, GPUs and vector processors have many sim-
ilarities with both supporting SIMD-style parallelism.325
326

FlexGrip. FlexGrip [4] is a soft GPU based on the Nvidia G80 architecture targeting the Xil-328inx ML605 platform and provides direct CUDA compilation and execution. FlexGrip follows a329single instruction multiple thread (SIMT) model with an instruction fetched and simultaneously330mapped onto multiple scalar processors (SPs). FlexGrip with 32 SPs achieves a peak speedup of33130× compared to MicroBlaze, but with a significant area overhead, consuming 96% of the available332LUTs.333

MIAOW. MIAOW [5] is an open source RTL implementation of the AMD Southern Islands GPU334ISA, which is compatible with OpenCL applications. The complete system was implemented on a335VC707 evaluation board requiring a considerable amount of FPGA resource (195K LUTs and 137336BRAMs). MIAOW was validated by comparing it with commercial GPUs in terms of area, power,337and performance.338

ACM Transactions on Design Automation of Electronic Systems, Vol. 24, No. 5, Article 54. Pub. date: July 2019.

54:10



Fig. 2. Typical overlay topologies.

339 FGPU. A GPU-like SIMT soft processor, referred to as FGPU [2], was proposed as a flexible solu-340 tion for software tasks. The VHDL implementation of FGPU did not use any FPGA specific IP cores 341 or FPGA primitives, making it highly portable and customizable. It has a mixed ISA supporting 342 both MIPS instructions and OpenCL functions. A speedup of 48.5× over MicroBlaze was achieved 343 for a range of benchmarks on the ZC706 FPGA board, with a 17.7× area overhead. To achieve high 344 performance, FGPU is designed with an 18-stage pipeline. Due to the complexity of the compute units, an 8 compute unit version of FGPU consumes 124K LUTs on the ZC706, corresponding to 345 346 57% of the available resource.

SCRATCH. An application-aware soft GPU, referred to as the SCRATCH framework [20], was 347 348 developed as an upgraded version of the MIAOW GPU architecture. The main contribution of the 349 SCRATCH system is the MIAOW-based architecture optimization to support additional instruc-350 tions and the SCRATCH trimming algorithm which removed unnecessary architectural function-351 ality to improvement performance. Similar to MIAOW, SCRATCH was evaluated on Xilinx Virtex 352 7 FPGAs. By applying architecture trimming along with multithread and multi-core parallelism, 353 SCRATCH was able to achieve a peak speedup of 260× with a 250× better energy-efficiency com-354 pared to the original MIAOW system. In addition to the improvement in throughput and energy-355 efficiency, a significant reduction in FPGA resource was observed, specifically a 36% reduction in 356 LUTs and a 41% reduction in FFs.

357 4 CGRA-LIKE OVERLAYS

Coarse-grained reconfigurable architectures (CGRAs) have been extensively researched due to their enhanced scalability, performance and power efficiency compared to CPUs. CGRAs typically fall within one of two classes: processor-centric arrays which are made up of individual processors connected via programmable interconnect; and CGRAs with coarse/medium-grained processing elements (also called medium-grained processing arrays).

363 4.1 Interconnect Topology

364 Irrespective of the computational element (be it a processor or a dedicated processing element), 365 CGRA-like overlays are characterized by an array structure of computational elements connected 366 using programmable interconnect. A number of interconnect strategies exist, with the most common being: island style [6, 15, 25, 33, 36], nearest neighbor (NN) [11, 59], network-on-chip 367 368 (NoC) [26, 41, 42] and to a lesser extent linear interconnect [10, 16], as shown in Figure 2. Other 369 interconnect strategies are possible, including circuit switched [31] networks, but these typically 370 consume significant hardware resource and are less suited for FPGA-based overlays. There are also 371 variations in the more common interconnect strategies. For example, for NN, alternative topolo-372 gies include torus [59], mesh plus [61] and fully connected [76], while for NoC, many different 373 typologies such as bidirectional mesh, unidirectional torus and deflection-routed torus have been

54:11

investigated [41]. The deflection-routed torus proves to be $3.5 \times$ more area-efficient than the bidirectional mesh by adopting a deflection routing technique [62] to the directional torus. 375

Island style and NN interconnects are a 2-D mesh structures which to some extent have a similar 376 architecture to the interconnect on FPGAs. These interconnect strategies are highly flexible to fully 377 support direct communication between the adjacent FUs. However, they require a considerable 378 amount of the FPGA routing to implement and as a result consume a significant amount of the 379 FPGA resource [34]. In contrast, the resource requirement for a linear interconnect is significantly 380 less because of its 1-D feed-forward array structure. For example, the DeCO overlay [35], which has 381 a cone-shaped linear array of FUs which maps well to the feed-forward DFGs being accelerated, 382 has an 87% reduction in LUT utilization compared to the island-style overlay. 383

4.2 CGRA-like Processor Arrays

384

Large CGRA-like processor arrays have seen a resurgence in recent years due to the higher capacity385of modern FPGAs. This larger FPGA capacity, along with more efficient NoC implementations [41]386has meant that they are able to accommodate more complex designs. These processor arrays have387similarities to ASIC-based processor-centric CGRAs. Some examples include:388

Heracles. Heracles [43] is an open-source integer-based 7-stage MIPS-III processor array with 389 a 2D-mesh topology, which consists of a NoC architecture for data communication. Synthesis 390 results showed that one processor element with cache memory consumed 5562 LUTs and 2695 391 FFs on a Virtex-5 LX330T, running at a frequency of 155MHz. The Heracles virtual-channel router 392 consumed 2058 LUTs, 2806FFs and operated at a frequency of 71MHz. Compared to the classic 393 unbalanced fat-tree [56] topology, the proposed virtual-channel router consumed only 1.7% of the 394 fabric logic, with a 2.3× higher clock frequency. However, LUT consumption became the bottleneck 395 when scaling due to the attached memory subsystem, thus Heracles was restricted to a 4×4 array 396 on Virtex-5. 397

GRVI Phalanx. GRVI Phalanx [26] is a massively parallel overlay based on an FPGA-efficient398implementation of the RISC-V [77] soft processor. The GRVI processor uses just 320 LUTs and399runs at a frequency of up to 375MHz on a Kintex UltraScale FPGA. Multiple GRVI processors with400shared memory and local interconnect, are formed as clusters, which efficiently communicate with401each other via a Hoplite NoC [41]. Implementations with 400 and 1680 RISC-V cores on a Kintex402UltraScale KU040 and a Virtex UltraScale+ VU9P have been reported. Currently there is minimum403tool support for this platform with no application performance comparisons with other overlays.404

120-Core MIPS Overlay. A 120-core MIPS overlay [48] was developed to optimize a silicon-tested405microAptiv MIPS processor for FPGA implementation. The design achieved a significant reduction406to the original μ aptiv MIPSfpga [27], by replacing the complex instruction/data cache with dedi-407cated scratchpads, adopting DSP blocks for multiplication and a NoC-specific modification to the408decoder. The improved MIPS processors with a Hoplite NoC [41] increased the maximum array409size from 30 to 120 cores on the DE5-NET board, while achieving a higher frequency (94MHz).410

4.3 CGRA-Like Medium-Grained Overlays

411

CGRAs with medium-grained processing elements have an number of advantages compared to 412 CPUs, including better scalability, performance and power efficiency [28]. Additionally, compared 413 to fine-gained reconfigurable architectures, such as FPGAs, which typically consist of an array of 414 logic blocks at the bit-level (or a small number of bits), CGRAs are reconfigurable at the word-level 415 (8-bit, 16-bit, 32-bit, etc.). In CGRAs, the processing elements are typically much larger than the 416 FPGA's fine-grained lookup tables (LUTs), and can be an arithmetic logic unit (ALU) or word-level 417 multiplier, or even a DSP primitive. This coarse granularity results in a reduction in the configu-418 ration memory, the configuration time, and the placement and routing complexity, compared to 419

Year	Name	Granularity	Device	Fmax	FPGA Resource
		Arithmetic		Size	
2010	Heracles [43]	32-bit Integer	Virtex 5	155MHz 4×4	12K LUTs, 8.8K FFs
2011	MIN Overlay [22]	8/32/64-bit Integer & FP	Virtex 6	100MHz 30	22K LUTs, 4.8K FFs, 40 DSPs
2011	CARBON [8]	32-bit Integer	Stratix III	150MHz 2×2	3K ALMs, 517 FFs, 15Kb BRAM, 4 DSPs
2012	reMORPH [65]	32-bit Integer	Virtex 6	400MHz ¹ 40	196 LUTs, 41 FFs, 3 BRAMs, 1 DSP ²
2013	SCGRA [60]	32-bit Integer	Zynq-7000	250MHz 2×2	5K LUTs, 9K FFs, 50 BRAMs, 12 DSPs
2016	GRVI Phalanx [26]	32-bit Integer	UltraScale	10 × 5 × 8 375MHz	177K LUTs, 1200 BRAMs
2016	Linear TM [57]	32-bit Integer	Zynq-7000	286MHz 8	1.7K LUTs, 1.9K FFs, 8 DSPs
2017	MIPS Overlay [48]	32-bit Integer	Stratix V	94MHz 60×2	2.4K ALMs, 2.1K FFs, 2 DSPs, 3 M20Ks ²

Table 3. Selected CGRA-like Overlays

¹Reported Fmax is only for an FU.

²Reported Resource is only for a single FU.

fine-grained FPGAs [29]. Although there has been a significant amount of CGRA research over the last few decades, only a few CGRAs have been commercialized, mainly because they are less flexible compared to FPGAs and lack a well-defined design flow [75].

423 An alternative to an ASIC CGRA is the CGRA-like FPGA overlay, which implements a CGRA 424 as a virtual configurable architecture on top of a reconfigurable FPGA. Initially, mapping CGRAs 425 to FPGA was performed to demonstrate their functionality before ASIC implementation. More recently, specific dedicated CGRA-like FPGA overlays were developed mainly to improve the design 426 427 productivity of FPGA. Many of these initial CGRA-like overlays were more throughput-oriented 428 SC overlays which mapped each operation to a single FU to achieve an II of one. However, as men-429 tioned earlier, these overlays were relatively small due to the limited hardware resources available 430 in the underlying FPGA and were unable to accommodate larger compute kernels. Recently, researchers have shifted to more area-efficient overlay architectures which are able to time-multiplex 431 432 the operations to an FU on a cycle-by-cycle basis. This makes it possible to map larger application kernels to the overlay, but at the cost of throughput. A summary of some of the TM CGRA-like 433 434 overlays is given in Table 3.

4.3.1 TM Overlays with Homogeneous FUs. Time-multiplexed CGRA-like overlays with Homogeneous FUs have the advantage that they can be more easily tiled to the FPGA architecture due to
their regularity. Additionally, applications can be more easily scheduled as operations can be arbitrarily mapped to FUs. However, having only homogeneous FUs can restrict application flexibility.
Some examples include:

CARBON. CARBON [8] is a CGRA-like overlay which was implemented as a 2×2 array of tiles
on an Altera Stratix III FPGA. Each tile has an FU with a programmable ALU and instruction
memory, supporting up to 256 instructions. An FU consumed 3K ALMs, 517 FFs, 15.6Kb BRAM, and
4 DSP blocks, achieving an operating frequency of 150MHz. Compared to the other TM overlays
discussed here, CARBON has a large resource requirement with a relatively slow speed which
limits the scalability of the architecture. Additionally, the BRAMs were not effectively used to read

ACM Transactions on Design Automation of Electronic Systems, Vol. 24, No. 5, Article 54. Pub. date: July 2019.

the instruction memory, which results in the need for an additional bypass register to avoid the 446 extra latency. 447

reMORPH. The reMORPH overlay [65] better targeted the FPGA fabric, with an FU consuming 448 1 DSP Block, 3 block RAMs, 196 LUTs, and 41 registers. This low footprint makes it possible to 449 implement around 40 tiles on the Xilinx Spartan 6 LX45 FPGA. A reMORPH tile uses the Xilinx 450 DSP primitive as a 5-stage pipelined ALU with a BRAM as its instruction memory, which ensures a 451 high operating frequency (400MHz). To reduce the overhead due to routing and multiplexers, the 452 reMORPH FU does not use decoders resulting in a 72-bit-wide instruction memory (supporting 453 up to 512 instructions) which causes an over utilization of BRAMs, thereby limiting the possible 454 size of this overlay. Tiles are interconnected using an NN style of non-programmable interconnect, 455 which is adapted using partial reconfiguration at runtime, and hence changing between application 456 kernels is relatively slow (that is, the overlay has a large hardware context switch time). 457

SCGRA. The SCGRA overlay [60] was proposed to address FPGA design productivity, demon-458 strating a $10 \times$ to $100 \times$ reduction in compilation time compared to the AutoESL HLS tool. 459 Application-specific SCGRA overlays were subsequently implemented on the Xilinx Zynq plat-460 form [59], achieving a speedup of up to $9 \times$ higher than the standalone Zyng ARM processor. The 461 FU used in the Zynq-based SCGRA overlay operates at 250MHz and consists of an ALU, multi-port 462 data memory (256×32 bits) and a customizable depth instruction ROM (Supporting 72-bit wide 463 instructions) which results in the excessive utilization of BRAMs. As the full FPGA bitstream needs 464 to be reconfigured for a compute kernel change, very fast context switching between applications 465 is not possible. 466

Although the SCGRA overlay allows for different size implementations, there is a significant467performance drop for larger implementations due to the following reasons. First, the higher BRAM468requirement for instruction memory means that there needs to be a tradeoff in the number of469BRAMs for the I/O buffer, which has a negative effect on data reuse. Second, a larger SCGRA470overlay will increase the routing cost between PEs, therefore reducing the compute performance.471Finally, the operating frequency drops as the overlay size increases, resulting in a degradation in472473473

Linear TM Overlay. An area efficient time-multiplexed overlay with linear interconnect [57, 58] 474 was proposed to reduce the interconnect requirements of array-based overlays. It consists of a 475 streaming data interface made up of Distributed RAM (DRAM) acting as a FIFO, which feeds a 476 cascade of time-multiplexed FUs, with another DRAM-based FIFO at the output. Tasks are sched-477 uled to the overlay using ASAP scheduling, which allows data flow graph (DFG) nodes from the 478 same scheduling time step to be allocated to individual FUs. The FU uses the same principle as 479 the iDEA DSP-based processor [12], and requires 1 DSP block, 212 LUTs, and 228 FFs and runs 480 at 323MHz on a Xilinx Zynq. Cascading 8 FUs into a linear overlay consumes 1,747 LUTs and 481 1,954 FFs (814 logic slices) and 8 DSPs, and operates at a frequency of 286MHz. While this repre-482 sents a 21% reduction in resource utilization compared to DeCO [35], it comes at the expense of a 483 significant reduction in the throughput and the II. 484

4.3.2TM Overlays with Heterogeneous FUs. Time-multiplexed CGRA-like overlays with Heterogeneous FUs have the advantage that they can support a wider range of applications, including485mixed integer and floating point applications. Some examples include:487

MIN Overlay. The MIN overlay consists of heterogeneous FUs, which are connected by a global 488 multi-stage interconnection network (MIN) [22]. The heterogeneous FUs can support up to 64-bit 489 floating point computations. MIN uses a global interconnect network instead of the traditional 490 2-D array topology, which significantly reduces the routing resource requirements, resulting in 491 better hardware resource utilization. Compared with the crossbar network in TILT, the proposed 492

54:14

two parallel blocking MINs reduce the cost complexity from $O(n^2)$ to $O(n \log n)$. A number of 493 494 different parameterized architectures, chosen to evaluate the impact of the number and types of 495 FU, memory and I/O, were implemented on a Virtex 6 FPGA. The smallest architecture (called A1) 496 has 30 FUs and a 64 I/O global network and consumes around 1% of registers, 4% of DSPs and 15% 497 of LUTs, while running at a frequency of 100MHz. A heuristic scheduling, placement and routing algorithm was used and could achieve just-in-time compilation in less than 300ms. While MIN 498 499 has relatively good FPGA resource utilization, the LUT usage due to the routing network in larger 500 designs will eventually become the limiting factor. Additionally, in some cases, routing fails due 501 to missing registers which could be overcome by adding a register file in some of the FUs.

502 5 DISCUSSION AND CONCLUSIONS

503 TM overlays for FPGA are reasonably mature with processor-based TM overlays being better ac-504 cepted compared to CGRA-like overlays. This is because the processor-based overlays have the 505 advantage of well understood ISAs and easily accessible compilation tool chains making applica-506 tion development much easier for non-hardware designers. Furthermore, processor-based overlays 507 using parallel processing techniques, such as multi-issue, multithreading, VLIW, and vector pro-508 cessing, have been developed and shown to improve overlay performance. However, these overlays 509 suffer from similar problems to processors implemented directly in silicon, such as being complex 510 with significant resource utilization and power consumption, which tends to negate some of the 511 designer productivity advantages (such as their software programmability).

512 On the other hand, CGRA-like TM FPGA overlays have only really appeared within the last 513 several years. These overlays are again targeted at improving FPGA designer productivity, and 514 are better tailored towards area-efficient higher speed processing than processor-based overlays, 515 although they still suffer from a lower speed and higher FPGA resource utilization than direct HDL-516 or HLS-based application implementation on FPGA. Recent CGRA-like overlays better utilize the 517 coarse-grained modules present in modern FPGAs, such as DSP blocks and BRAMs. These overlays 518 are particularly targeted towards the acceleration of compute intensive loops [59].

519 A selection of the TM overlays from the literature (both processor-based and CGRA-like) 520 are summarized in Table 4. Table 4 categorizes the different overlays based on the overlay type 521 and provides an indication of the computational throughput and the relative FPGA resource 522 consumed. So that the overlay's implementation technology does not overly impact the through-523 put and resource utilization, both these metrics have first been nominally normalized to that 524 of a Virtex 7 implementation. The throughput is normalized by multiplying by the ratio of the 525 maximum Virtex 7 BRAM frequency divided by the maximum BRAM frequency of the original 526 target device, while the resource consumption is determined by considering the total system 527 resource utilization (adjusted to account for technology changes, such as the transition from 528 4-LUTs to 6-LUTs) divided by the number of cores/FUs. However, it should be noted that it is 529 difficult to compare the performance of the various overlays due to the different architectures 530 involved. Processor-based overlays can be compared to existing processors, such as to soft core 531 processors from the major FPGA vendors. The array based overlays are more difficult to compare 532 as they are relatively newer and less established, with limited system level support available to 533 make a general comparison to other overlays. Where possible a comparison between the existing 534 overlays from the literature is presented (as the Speedup column) in Table 4. The advantages and 535 disadvantages of the different overlay types are also presented.

In conclusion, this article introduces FPGA overlay architectures and classifies them into two categories: SC overlays and TM overlays. Existing TM FPGA overlays are then focused upon, with a comprehensive survey of these overlays from the research literature being presented. TM

Name	Overlay Type ¹	Throughput ² / Speedup	Resource ³	Advantages	Disadvantages
UT Nios [66]	Single-issue μp	Low / 1% over Nios II	Medium	Well understood processor ISA;	Relatively low performance; relatively
SPREE [80]	Single-issue μp	Low / 11% over Nios II	Low	good tool support; easy to use;	high power consumption; Some processor
Leon3 [24]	Single-issue μp	Low / Close to MicroBlaze	Medium	configuring the core and tuning to	messigns attempt to be general and up not make good use of a specific FPGA
MB-LITE [47]	Single-issue μp	Very low / Lower than MicroBlaze	Low	specific applications	architecture
Leon4 [1]	Single-issue μp	Medium / NA	Medium		
iDEA [13]	Single-issue μp	Medium / 92% over MicroBlaze	Very low		
CUSTARD [18]	MT Processor	Medium / 2.4× over MicroBlaze	Medium	Well understood processor ISA; good/adequate tool support; high	Resource hungry; higher code complexity; inefficient if the data cannot
SIMD-Octavo [52]	MT Processor	High / Comparable to MXP [74]	Low	performance; supports parallelism; low power consumption	be executed in a highly parallel manner
TILT [68]	VLIW Processor	Medium / Lower than OpenCL HLS	High		
MXP [74]	Vector Processor	High / 918× over Nios II	Medium		
FGPU [2]	Soft GPU	High / 48.5× over MicroBlaze	Very high		
SCRATCH [20]	Soft GPU	Very high / 260× over MIAOW [5]	Very high		
Heracles [43]	CGRA-like μp Array	Medium / NA	Medium	Well understood processor ISA;	Limited tool support; resource hungry;
GRVI Phalanx [26]	CGRA-like μp Array	Very high / NA	Very low	high performance; high scalability;	high power consumption; lack of
MIPS Overlay [48]	CGRA-like μp Array	High / NA	Medium	emerent inoc rouning network	аррисаноп репсинатк еуананопу
MIN Overlay [22]	CGRA-like MG Overlay	Medium / NA	Low	Moderate performance; low area	Limited tool support; large routing area
CARBON [8]	CGRA-like MG Overlay	Low/Medium / NA	Low	consumption; low power	overhead; long context switching time;
reMORPH [65]	CGRA-like MG Overlay	Medium / NA	Very low	consumption, makes good use of coarse-grained modules such as	tury suitable for acceleration of sinal kernels (except SCGRA); lack of a
SCGRA [60]	CGRA-like MG Overlay	Medium / 9× over Zynq ARM	Low	DSPs and BRAMs	pipeline-aware scheduling strategy
Linear TM [57]	CGRA-like MG Overlay	Medium / NA	Very low		
$^{1}\mu p$ is short for mic ² Normalized throug	roprocessor and MG is shor hput in Virtex 7 device. Ver	t for medium-grained. y low:	/s. Medium: 1	.–5 GB/s. High: 5–10 GB/s. Very high:	≥10GB/s.

Table 4. A Summary of Selected TM Overlays

ACM Transactions on Design Automation of Electronic Systems, Vol. 24, No. 5, Article 54. Pub. date: July 2019.

Time-Multiplexed FPGA Overlay Architectures: A Survey

overlays are further categorized as processor-based overlays (as their implementation follows that
of conventional silicon-based processors) and CGRA-like overlays (with both processor-based FUs
and medium-grained FUs).

Time-multiplexing the overlay allows it to change its behavior, cycle by cycle, during the compute kernel execution, thus allowing better sharing of the limited FPGA resources. However, most of the TM overlays described still suffer from relatively large area overheads, due to either their underlying processor-like architecture or, for CGRA-like overlays, due to the routing resources and instruction storage requirements. Reducing the area overhead for CGRA-like overlays, specifically for the routing network, and utilizing the fast context switch capabilities of these overlays

548 are likely to result in better usability with corresponding improvements in design productivity.

REFERENCES

- 549 [1] COBHAM GAISLER AB. 2017. GRLIB IP core user's manual. (2017).
- Muhammed Al Kadi, Benedikt Janssen, and Michael Huebner. 2016. FGPU: An SIMT-architecture for FPGAs. In Proc.
 24th Int. Symp. Field Program. Gate Arrays (FPGA). 254–263.
- 552 [3] Altera. 2016. Nios II processor reference handbook.
- [4] Kevin Andryc, Murtaza Merchant, and Russell Tessier. 2013. FlexGrip: A soft GPGPU for FPGAs. In Proc. Int. Conf.
 Field-Programmable Technol. (FPT). 230–237.
- [5] Raghuraman Balasubramanian, Vinay Gangadhar, Ziliang Guo, Chen-Han Ho, Cherin Joseph, Jaikrishnan Menon,
 Mario Paulo Drumond, Robin Paul, Sharath Prasad, Pradip Valathol, et al. 2015. Enabling GPGPU low-level hard ware explorations with MIAOW: An open-source RTL implementation of a GPGPU. ACM Trans. on Archit. and Code
 Optimization (TACO) 12, 2 (2015), 21.
- [6] Jesse Benson, Ryan Cofell, Chris Frericks, Chen-Han Ho, Venkatraman Govindaraju, Tony Nowatzki, and Karthikeyan
 Sankaralingam. 2012. Design, integration and implementation of the DySER hardware accelerator into OpenSPARC.
 In Proc. 18th Int. Symp. High Performance Comput. Archit. (HPCA). 1–12.
- [7] Alexander Brant and Guy GF Lemieux. 2012. ZUMA: An open FPGA overlay architecture. In Proc. 20th Int. Symp.
 Field-Programmable Custom Comput. Mach. (FCCM). 93–96.
- [8] Alexander Dunlop Brant. 2013. Coarse and Fine Grain Programmable Overlay Architectures for FPGAs. Ph.D. Disserta tion. University of British Columbia.
- Andrew Canis, Jongsok Choi, Mark Aldham, Victor Zhang, Ahmed Kammoona, Jason H Anderson, Stephen Brown,
 and Tomasz Czajkowski. 2011. LegUp: High-level synthesis for FPGA-based processor/accelerator systems. In Proc.
 19th Int. Symp. Field Program. Gate Arrays (FPGA). 33–36.
- 569 [10] Davor Capalija and Tarek S. Abdelrahman. 2011. Towards synthesis-free JIT compilation to commodity FPGAs. In
 570 Proc. 19th Int. Symp. Field-Programmable Custom Comput. Mach. (FCCM). 202–205.
- [11] Davor Capalija and Tarek S. Abdelrahman. 2013. A high-performance overlay architecture for pipelined execution of
 data flow graphs. In *Proc. 23rd Int. Conf. Field Program. Logic Appl. (FPL)*. 1–8.
- [12] Hui Yan Cheah, Fredrik Brosser, Suhaib A. Fahmy, and Douglas L. Maskell. 2014. The iDEA DSP block-based soft processor for FPGAs. ACM Trans. on Reconfigurable Technol. and Syst. (TRETS) 7, 3 (2014), 19.
- [13] Hui Yan Cheah, Suhaib A. Fahmy, and Douglas L. Maskell. 2012. iDEA: A DSP block based FPGA soft processor. In
 Proc. Int. Conf. Field-Programmable Technol. (FPT). 151–158.
- 577 [14] Christopher H. Chou, Aaron Severance, Alex D. Brant, Zhiduo Liu, Saurabh Sant, and Guy G. F. Lemieux. 2011.
 578 VEGAS: Soft vector processor with scratchpad memory. In *Proc. 19th Int. Symp. Field Program. Gate Arrays (FPGA).* 579 15–24.
- [15] James Coole and Greg Stitt. 2010. Intermediate fabrics: Virtual architectures for circuit portability and fast placement
 and routing. In Proc. Int. Conf. Hardware/Software Codesign and Syst. Synthesis (CODES+ ISSS). 13–22.
- [16] James Coole and Greg Stitt. 2015. Adjustable-cost overlays for runtime compilation. In Proc. 23rd Int. Symp. Field Programmable Custom Comput. Mach. (FCCM). 21–24.
- [17] Tomasz S. Czajkowski, Utku Aydonat, Dmitry Denisenko, John Freeman, Michael Kinsner, David Neto, Jason Wong,
 Peter Yiannacouras, and Deshanand P. Singh. 2012. From OpenCL to high-performance hardware on FPGAs. In Proc.
 22nd Int. Conf. Field Program. Logic Appl. (FPL). 531–534.
- [18] Robert Dimond, Oskar Mencer, and Wayne Luk. 2005. CUSTARD-a customisable threaded FPGA soft processor and tools. In *Proc. 15th Int. Conf. Field Program. Logic Appl. (FPL).* 1–6.
- [19] R. Dimond, O. Mencer, and W. Luk. 2006. Application-specific customisation of multi-threaded soft processors. *IEE Proc.-Comput. and Digital Tech.* 153, 3 (2006), 173–180.

ACM Transactions on Design Automation of Electronic Systems, Vol. 24, No. 5, Article 54. Pub. date: July 2019.

54:17

[20]	Pedro Duarte, Pedro Tomas, and Gabriel Falcao. 2017. SCRATCH: An end-to-end application-aware soft-GPGPU	591
F = 13	architecture and trimming tool. In <i>Proc. 50th Int. Symp. Microarchitecture</i> . 165–177.	592
[21]	Tom Feist. 2012. Vivado design suite. White Paper 5 (2012).	593
[22]	Ricardo Ferreira, Julio Goldner Vendramini, Lucas Mucida, Monica Magalhaes Pereira, and Luigi Carro. 2011. An	594
	FPGA-based heterogeneous coarse-grained dynamically reconfigurable architecture. In Proc. Int. Conf. Compilers,	595
	Archit. and Synthesis for Embedded Syst. (CASES). 195–204.	596
[23]	Blair Fort, Davor Capalija, Zvonko G. Vranesic, and Stephen D. Brown. 2006. A multithreaded soft processor for SoPC	597
	area reduction. In Proc. 14th Int. Symp. Field-Programmable Custom Comput. Mach. (FCCM). 131-142.	598
[24]	Iiri Gaisler, Edvin Catovic, Marko Isomaki, Kristoffer Glembo, and Sandi Habinc, 2007, GRLIB IP core user's manual.	599
	Gaisler Research (2007).	600
[25]	Venkatraman Govindaraju Chen-Han Ho and Karthikevan Sankaralingam 2011 Dynamically specialized datapaths	601
[20]	for energy afficient computing in Proc by Sume Histoperformance Computer Archit (HPCA) 503-514	602
[26]	for charge infection computing, in 1966 num, sympt right region nume comput. Yutern, (In 1976, 305 Str.	602
[20]	Jan Gray, 2010. Giver matania, remaining parallel ridse-v 11 Gra accelerator. In 1760, 24m Int. Symp. Thear-	604
[07]	Frogrammable Castom Comput. Mach. (FCCM), 11-20.	60 4
[27]	Saran L. Harris, Robert Owen, Enrique Sedano, and Daniel Chaver Martinez. 2016. Mil'Sipga: Hands-on learning on	605
	a commercial soft-core. In Proc. 11th European Workshop on Microelectronics Education (EWME). 1–5.	606
[28]	Reiner Hartenstein. 2001. Coarse grain reconfigurable architectures. In Proc. Asia and South Pacific Design Automation	607
	Conference (ASP-DAC). 564–569.	608
[29]	Reiner Hartenstein. 2001. A decade of reconfigurable computing: A visionary retrospective. In Proc. Conf. Design,	609
	Autom. and Test in Europe (DATE). 642–649.	610
[30]	Karel Heyse, Timothy N. Davidson, Elias Vansteenkiste, Karel Bruneel, and Dirk Stroobandt. 2013. Efficient imple-	611
	mentation of virtual coarse grained reconfigurable arrays on FPGAs. In Proc. 23rd Int. Conf. Field Program. Logic Appl.	612
	(FPL). 1–8.	613
[31]	Clint Hilton and Brent Nelson. 2006. PNoC: A flexible circuit-switched NoC for FPGA-based systems. IEE Proc	614
	Comput. and Digital Tech. 153, 3 (2006), 181–188.	615
[32]	Cheah Hui Yan, Suhaib Fahmy, and Nachiket Kapre. 2015. On data forwarding in deeply pipelined soft processors. In	616
r1	Proc 23rd Int Symp Field Program Gate Arrays (FPGA) 181-189	617
[33]	Abhishek Kumar Jain Suhaib A Fahmy and Douglas I Mackell 2015 Efficient overlay architecture based on DSP	618
[33]	blocks In Proc. 23rd Int Sump Field-Programmable Custom Comput Mach (FCCM) 25-28	619
[34]	Ablichar Kumar Jain, Symp. Hola Pognaminator Castom Compat. Machael 2016. Adapting the DvSEP architecture	620
[]4]	with DS blocks as an arrowing for the Villary Trans ACM SIG ADCH Computer Arabit Nature 42 (2014) 20 22	621
[25]	with DSF blocks as an overlay for the Aminx Zyriq. ACM SIGSACH Comput. Archit. News 45, 4 (2016), 26–55.	622
[35]	Aonishek Kumar Jam, Alangwei Li, Franjul Singnai, Douglas L. Maskell, and Sunabi A. Faniny. 2016. DECC: A DSP	(22
	block based FFGA accelerator overlay with low overnead interconnect. In Proc. 24th Int. Symp. Fiela-Programmable	023
F = 17	Custom Comput. Macn. (FCCM). 1–8.	024
[36]	Abhishek Kumar Jain, Douglas L. Maskell, and Suhaib A. Fahmy. 2016. Throughput oriented FPGA overlays using	625
	DSP blocks. In Proc. Conf. Design, Autom. and Test in Europe (DATE). 1628–1633.	626
[37]	Abhishek Kumar Jain, Khoa Dang Pham, Jin Cui, Suhaib A. Fahmy, and Douglas L. Maskell. 2014. Virtualized exe-	627
	cution and management of hardware tasks on a hybrid ARM-FPGA platform. J. of Signal Process. Syst. 77, 1-2 (2014),	628
	61–76.	629
[38]	Rui Jia, Colin Yu Lin, Zhenhong Guo, Rui Chen, Fei Wang, Tongqiang Gao, and Haigang Yang. 2014. A survey of open	630
	source processors for FPGAs. In Proc. 24th Int. Conf. Field Program. Logic Appl. (FPL). 1–6.	631
[39]	Soh Jun Jie and Nachiket Kapre. 2014. Comparing soft and hard vector processing in FPGA-based embedded systems.	632
	In Proc. 24th Int. Conf. Field Program. Logic Appl. (FPL). 1–7.	633
[40]	Alex K. Jones, Raymond Hoare, Dara Kusic, Joshua Fazekas, and John Foster. 2005. An FPGA-based VLIW processor	634
	with custom hardware execution. In Proc. 13th Int. Symp. Field Program, Gate Arrays (FPGA), 107-117.	635
[41]	Nachiket Kapre and Jan Grav. 2015. Hoplite: Building austere overlav NoCs for FPGAs. In Proc. 25th Int. Conf. Field	636
	Program Logic Appl (FPL) 1-8	637
[42]	Nachitet Kanre Nikil Mehta Michael Delorimier Ranhael Ruhin Henry Barnor Michael I Wilson Michael	638
[10]	Wrighton and André Dehon 2006. Packet switched vs time multipleved FPGA overlav networks. In Proc. 14th Int	639
	Simp Field-Programmable Custom Compute Mark (FCCM) 205-216	640
[42]	Symp. Tetter Togrammatic Castom Compar. Mach. (TCCM), 200–210.	6/1
[43]	Michel A. Kinsy, Michael Fenauer, and Stinivas Devadas. 2011. Hereactes: Funy synthesizable parameterized imps-	642
E 4 47	based municone system. In <i>Proc. 21st int. Conj. Field Program. Logic Appl. (PFL)</i> , 350–362.	642
[44]	Dirk Kocn, Unristan Beckhoff, and Guy G. F. Lemeux. 2013. An efficient FPGA overlay for portable custom instruc-	043
r -	ton set extensions. In Proc. 23rd Int. Conf. Field Program. Logic Appl. (FPL). 1–8.	644
[45]	Dirk Koch, Frank Hannig, and Daniel Ziener. 2016. FPGAs for Software Programmers.	645
[46]	Christoforos Kozyrakis and David Patterson. 2002. Vector vs. superscalar and VLIW architectures for embedded	646
	multimedia benchmarks. In Proc. 35th Int. Symp. Microarchitecture. 283–293.	647

ACM Transactions on Design Automation of Electronic Systems, Vol. 24, No. 5, Article 54. Pub. date: July 2019.

Q2

54:18

X. Li and D. L. Maskell

648 [47] Tamar Kranenburg and Rene Van Leuken. 2010. MB-LITE: A robust, light-weight soft-core implementation of the 649 MicroBlaze architecture. In Proc. Conf. Design, Autom. and Test in Europe (DATE). 997-1000. 650 [48] Chethan Kumar HB, Prashant Ravi, Gourav Modi, and Nachiket Kapre. 2017. 120-core microAptiv MIPS overlay for 651 the Terasic DE5-NET FPGA board. In Proc. 25th Int. Symp. Field Program. Gate Arrays (FPGA). 141-146. 652 [49] Martin Labrecque and J. Gregory Steffan. 2007. Improving pipelined soft processors with multithreading. In Proc. 17th 653 Int. Conf. Field Program. Logic Appl. (FPL). 210-215. 654 [50] Martin Labrecque, Peter Yiannacouras, and J. Gregory Steffan. 2008. Scaling soft processor systems. In Proc. 16th Int. 655 Symp. Field-Programmable Custom Comput. Mach. (FCCM). 195-205. 656 Charles Eric LaForest. 2015. High-speed Soft-processor Architecture for FPGA Overlays. Ph.D. Dissertation. University [51] 657 of Toronto. 658 [52] Charles Eric Laforest and Jason H. Anderson. 2017. Microarchitectural comparison of the MXP and Octavo soft-659 processor FPGA overlays. ACM Trans. on Reconfigurable Technol. and Syst. (TRETS) 10, 3 (2017), 19. 660 Charles Eric LaForest and John Gregory Steffan. 2012. Octavo: An FPGA-centric processor family. In Proc. 20th Int. [53] 661 Symp. Field Program. Gate Arrays (FPGA). 219-228. 662 Monica Lam. 1988. Software pipelining: An effective scheduling technique for VLIW machines. In ACM Sigplan No-[54] 663 tices, Vol. 23. 318-328. 664 [55] Damjan Lampret. 2001. OpenRISC 1200 IP core specification. https://opencores.org/. 665 Charles E. Leiserson. 1985. Fat-trees: Universal networks for hardware-efficient supercomputing. IEEE Trans. on Com-[56] 666 put. 100, 10 (1985), 892-901. 667 [57] Xiangwei Li, Abhishek Jain, Douglas Maskell, and Suhaib A. Fahmy. 2016. An area-efficient FPGA overlay using DSP 668 block based time-multiplexed functional units. In Proc. 2nd Int. Workshop on Overlay Archit. for FPGAs (OLAF). 669 [58] Xiangwei Li, Abhishek Kumar Jain, Douglas L. Maskell, and Suhaib A. Fahmy. 2018. A time-multiplexed FPGA overlay 670 with linear interconnect. In Proc. Conf. Design, Autom. and Test in Europe (DATE). 1075-1080. 671 Cheng Liu, Ho-Cheung Ng, and Hayden Kwok-Hay So. 2015. QuickDough: A rapid FPGA loop accelerator design [59] 672 framework using soft CGRA overlay. In Proc. Int. Conf. Field-Programmable Technol. (FPT). 56-63. 673 [60] Cheng Liu, Colin Lin Yu, and Hayden Kwok-Hay So. 2013. A soft coarse-grained reconfigurable array based high-674 level synthesis methodology: Promoting design productivity and exploring extreme FPGA frequency. In Proc. 21st 675 Int. Symp. Field-Programmable Custom Comput. Mach. (FCCM). 228-228. 676 [61] Bingfeng Mei, Serge Vernalde, Diederik Verkest, Hugo De Man, and Rudy Lauwereins. 2003. ADRES: An architecture 677 with tightly coupled VLIW processor and coarse-grained reconfigurable matrix. In Proc. 13rd Int. Conf. Field Program. 678 Logic Appl. (FPL). 61-70. 679 Thomas Moscibroda and Onur Mutlu. 2009. A case for bufferless routing in on-chip networks. ACM SIGARCH Comput. [62] 680 Archit. News 37, 3 (2009), 196-207. 681 Roger Moussali, Nabil Ghanem, and Mazen A. R. Saghir. 2007. Supporting multithreading in configurable soft pro-[63] 682 cessor cores. In Proc. Int. Conf. Compilers, Archit. and Synthesis for Embedded Syst. (CASES). 155-159. 683 Kalin Ovtcharov, Ilian Tili, and J. Gregory Steffan. 2013. TILT: A multithreaded VLIW soft processor family. In Proc. [64] 684 23rd Int. Conf. Field Program. Logic Appl. (FPL). 1-4. 685 Kolin Paul, Chinmaya Dash, and Mansureh Shahraki Moghaddam. 2012. reMORPH: A runtime reconfigurable archi-[65] 686 tecture. In Proc. 15th Euromicro Conf. Digit. Syst. Design (DSD). 26-33. 687 Franjo Plavec, Blair Fort, Zvonko G. Vranesic, and Stephen Dean Brown. 2005. Experiences with soft-core processor [66] 688 design. In Proc. 19th Int. Parallel and Distrib. Process. Symp. (IPDPS). 4-pp. 689 Rafat Rashid. 2015. A Dual-Engine Fetch/Compute Overlay Processor for FPGAs. Ph.D. Dissertation. University of [67] 690 Toronto. 691 Rafat Rashid, J Gregory Steffan, and Vaughn Betz. 2014. Comparing performance, productivity and scalability of the [68] 692 TILT overlay processor to OpenCL HLS. In Proc. Int. Conf. Field-Programmable Technol. (FPT). 20-27. 693 [69] Steve Rhoads. 2009. Plasma-most MIPS I(TM) opcodes. https://opencores.org/project,plasma. 694 [70] Graham Schelle, Jamison Collins, Ethan Schuchman, Perrry Wang, Xiang Zou, Gautham Chinya, Ralf Plate, Thorsten 695 Mattner, Franz Olbrich, Per Hammarlund, et al. 2010. Intel nehalem processor core made FPGA synthesizable. In Proc. 696 18th Int. Symp. Field Program. Gate Arrays (FPGA). 3-12. 697 Aaron Severance. 2015. Broadening the Applicability of FPGA-based Soft Vector Processors. Ph.D. Dissertation. Univer-[71] 698 sity of British Columbia. 699 Aaron Severance, Joe Edwards, Hossein Omidian, and Guy Lemieux. 2014. Soft vector processors with streaming [72] 700 pipelines. In Proc. 22nd Int. Symp. Field Program. Gate Arrays (FPGA). 117-126. 701 [73] Aaron Severance and George Lemieux. 2012. VENICE: A compact vector processor for FPGA applications. In Proc. 702 Int. Conf. Field-Programmable Technol. (FPT). 261-268. 703 [74] Aaron Severance and Guy G. F. Lemieux. 2013. Embedded supercomputing in FPGAs with the VectorBlox MXP matrix 704 processor. In Proc. Int. Conf. Hardware/Software Codesign and Syst. Synthesis (CODES+ ISSS). 1-10.

5	4:	1	9
0			~

725

[75]	Sunil Shukla, Neil W. Bergmann, and Jürgen Becker. 2006. QUKU: A coarse grained paradigm for FPGAs. In Proc.	705
	Dagstuhl Seminar.	706
[76]	Hartej Singh, Ming-Hau Lee, Guangming Lu, Fadi J. Kurdahi, Nader Bagherzadeh, et al. 1998. MorphoSys: A recon-	707
	figurable architecture for multimedia applications. In Proc. XI Brazilian Symp. Integr. Circuit Design. 134–139.	708
[77]	Andrew Waterman, Yunsup Lee, David A Patterson, and Krste Asanovic. 2011. The RISC-V instruction set manual,	709
	Volume I: Base user-level ISA. EECS Department, UC Berkeley, Tech. Rep. UCB/EECS-2011-62 (2011).	710
[78]	David L. Weaver. 2008. OpenSPARC Internals: OpenSPARC T1/T2 CMT Throughput Computing. Sun Microsystems.	711
[79]	Xilinx. 2017. MicroBlaze processor reference guide.	712
[80]	Peter Yiannacouras, Jonathan Rose, and J. Gregory Steffan. 2005. The microarchitecture of FPGA-based soft proces-	713
	sors. In Proc. Int. Conf. Compilers, Archit. and Synthesis for Embedded Syst. (CASES). 202–212.	714
[81]	Peter Yiannacouras, J. Gregory Steffan, and Jonathan Rose. 2006. Application-specific customization of soft processor	715
	microarchitecture. In Proc. 14th Int. Symp. Field Program. Gate Arrays (FPGA). 201-210.	716
[82]	Peter Yiannacouras, J Gregory Steffan, and Jonathan Rose. 2008. VESPA: Portable, scalable, and flexible FPGA-based	717
	vector processors. In Proc. Int. Conf. Compilers, Archit. and Synthesis for Embedded Syst. (CASES). 61–70.	718
[83]	Peter Yiannacouras, J Gregory Steffan, and Jonathan Rose. 2009. Fine-grain performance scaling of soft vector pro-	719
	cessors. In Proc. Int. Conf. Compilers, Archit. and Synthesis for Embedded Syst. (CASES). 97–106.	720
[84]	Jason Yu, Christopher Eagleston, Christopher Han-Yu Chou, Maxime Perreault, and Guy Lemieux. 2009. Vector pro-	721
	cessing as a soft processor accelerator. ACM Trans. on Reconfigurable Technol. and Syst. (TRETS) 2, 2 (2009), 12.	722
[85]	Jason Yu, Guy Lemieux, and Christpher Eagleston. 2008. Vector processing as a soft-core CPU accelerator. In Proc.	723
	16th Int. Symp. Field Program. Gate Arrays (FPGA). 222–232.	724

Received September 2018; revised April 2019; accepted June 2019

Author Queries

- Q1: AU: Is this term correct? Please clarify.
- Q2: AU: Please provide the URL or the publisher's information to complete this reference listing.